

TLE8386-2EL

Basic Smart Boost Controller

Data Sheet

Rev. 1.0, 2010-10-25

Automotive Power



Table of Contents

Table of Contents

1	Overview	. 3
2	Block Diagram	. 4
3 3.1 3.2	Pin Configuration Pin Assignment Pin Definitions and Functions	. 5
4 4.1 4.2 4.3	General Product Characteristics Absolute Maximum Ratings Functional Range Thermal Resistance	. 7 . 8
5 5.1 5.2	Boost Regulator Description Electrical Characteristics	. 9
6 6.1 6.2	Oscillator and Synchronization Description Electrical Characteristics	11
7 7.1 7.2	Enable Function Description Electrical Characteristics	14
8 8.1 8.2	Linear Regulator Description Electrical Characteristics	16
9 9.1 9.2	Protection and Diagnostic Functions Description Electrical Characteristics	17
10 10.1 10.1.1 10.1.2 10.2 10.2.1 10.2.2	Application Information Boost Converter Application Circuit Principle: Component Selection: Further Information on TLE8386-2EL General Layout recommendations Additional information	18 19 20 27 27
11	Package Outlines	29
12	Revision History	30



Basic Smart Boost Controller

TLE8386-2EL





1 Overview

Features

- Wide Input Voltage Range from 4.75 V to 45 V
- Constant Current or Constant Voltage Regulation
- Very Low Shutdown Current: Iq< 2μA
- Flexible Switching Frequency Range, 100 kHz to 700 kHz
- Synchronization with external clock source
- Available in a small thermally enhanced PG-SSOP-14 package
- Internal 5 V Low Drop Out Voltage Regulator
- Output Overvoltage Protection
- · External Soft Start adjustable by capacitor
- Over Temperature Shutdown
- Automotive AEC Qualified
- · Green Product (RoHS) Compliant



PG-SSOP-14

Description

The TLE8386-2EL is a boost controller with built in protection features. The main function of this device is to step-up (boost) an input voltage to a larger output voltage. The switching frequency is adjustable from 100 kHz to 700 kHz and can be synchronized to an external clock source. The TLE8386-2EL features an enable function reducing the shut-down current consumption to < 2 μ A. The current mode regulation scheme of this device provides a stable regulation loop maintained by small external compensation components. The integrated soft-start feature with external components for adjustment limits the current peak as well as voltage overshoot at start-up. This IC is suited for use in the harsh automotive environments and provides protection functions such as output overvoltage protection and over temperature shutdown.

Туре	Package	Marking
TLE8386-2EL	PG-SSOP-14	TLE8386-2EL

Data Sheet 3 Rev. 1.0, 2010-10-25



Block Diagram

2 Block Diagram




Figure 1 Block Diagram



Pin Configuration

3 Pin Configuration

3.1 Pin Assignment




Figure 2 Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	IVCC	Internal LDO Output; Used for internal biasing and gate drive. Do not leave open, bypass with external capacitor. Do not connect other circuitry to this pin.
2	SWO	Switch Output; Connect to the gate of external boost converter switching MOSFET.
3	SGND	Current Sense Ground; Ground return for current sense switch, connect to bottom side of sense resistor.
4	SWCS	Current Sense Input; Detects the peak current through switch, connect to high side of sense resistor.
5	SST	Soft Start; Connect an external capacitor to adjust the soft start ramp, do not leave open.
6	FB	Feedback; Output voltage feedback, connect to output voltage via resistor divider from output capacitor to ground.
7	NC	Not Connected;
8	COMP	Compensation Input; Connect R and C network to improve the stability of the regulation loop.



Pin Configuration

Pin	Symbol	Function
9	NC	Not Connected;
10	SYNC	Sync;
		Synchronization Input, if feature synchronization is not used, leave open.
11	FREQ	Frequency Select Input;
		Connect external resistor to GND to set frequency, do not leave open.
12	GND	Ground;
		Connect to system ground.
13	EN	Enable;
		Apply logic high signal to enable device.
14	IN	Supply Input;
		Supply for internal biasing, connect to input voltage.
Expose	d Pad	Connect to GND.



General Product Characteristics

4 General Product Characteristics

4.1 Absolute Maximum Ratings

Absolute Maximum Ratings¹⁾

 $T_{\rm j}$ = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Lin	nit Values	Unit	Conditions	
			Min.	Max.			
Voltage	s	+		+		+	
4.1.1	IN Supply Input	V_{IN}	-0.3	45	V		
1.1.2	EN Enable Input	V_{EN}	-40	45	V		
4.1.3	FB;	V_{FB}	-0.3	5.5	V		
1.1.4	Feedback Error Amplifier Input		-0.3	6.2	V	<i>t</i> < 10s	
1.1.5	SWCS	V_{SWCS}	-0.3	5.5	V		
4.1.6	Switch Current Sense Input		-0.3	6.2	V	<i>t</i> < 10s	
4.1.7	SWO	$V_{\sf SWO}$	-0.3	5.5	V		
1.1.8	Switch Gate Drive Output		-0.3	6.2	V	<i>t</i> < 10s	
4.1.9	SGND Current Sense Switch GND	V_{SGND}	-0.3	0.3	V		
1.1.10	COMP	V_{COMP}	-0.3	5.5	V		
1.1.11	Compensation Input		-0.3	6.2	V	<i>t</i> < 10s	
1.1.12	FREQ; Frequency Input	V_{FREQ}	-0.3	5.5	V		
4.1.13			-0.3	6.2	V	<i>t</i> < 10s	
1.1.14	SYNC; Synchronization Input	V_{SYNC}	-0.3	5.5	V		
1.1.15			-0.3	6.2	V	<i>t</i> < 10s	
1.1.16	SST; Softstart Setting Input	V_{SST}	-0.3	5.5	V		
1.1.17			-0.3	6.2	V	<i>t</i> < 10s	
1.1.18	IVCC	V_{IVCC}	-0.3	5.5	V		
1.1.19	Internal Linear Voltage Regulator Output		-0.3	6.2	V	<i>t</i> < 10s	
Temper	atures	1	1		1	-1	
1.1.20	Junction Temperature	$T_{\rm j}$	-40	150	°C	_	
4.1.21	Storage Temperature	$T_{\rm stg}$	-55	150	°C	_	



General Product Characteristics

Absolute Maximum Ratings¹⁾

 $T_{\rm j}$ = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Lin	nit Values	Unit	Conditions
			Min.	Max.		
ESD Su	sceptibility				<u> </u>	
4.1.22	ESD Resistivity to GND	$V_{\mathrm{ESD,HBM}}$	-2	2	kV	HBM ²⁾
4.1.23	ESD Resistivity to GND	$V_{\mathrm{ESD,CDM}}$	-500	500	V	CDM ³⁾
4.1.24	ESD Resistivity Pin 1, 7, 8, 14 (corner pins) to GND	$V_{\rm ESD,CDM,C}$	-750	750	V	CDM ³⁾

- 1) Not subject to production test, specified by design.
- 2) ESD susceptibility, Human Body Model "HBM" according to EIA/JESD 22-A114B
- 3) ESD susceptibility, Charged Device Model "CDM" EIA/JESD22-C101 or ESDA STM5.3.1

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

4.2 Functional Range

Pos.	Parameter	Symbol Limit Value		Limit Values		Conditions
			Min.	Max.		
4.2.1	Supply Voltage Input	V_{IN}	4.75	45	V	$V_{\text{IVCC}} > V_{\text{IVCC,RTH,d}}$

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Pos.	Parameter	ı	Limit Val	ues	Unit	Conditions	
			Min.	Тур.	Max.		
4.3.1	Junction to Case ¹⁾	R_{thJC}	_	10	_	K/W	_
4.3.2	Junction to Ambient ^{1) 2)}	R_{thJA}	_	47	_	K/W	2s2p
4.3.3		R_{thJA}	_	54	_	K/W	1s0p + 600 mm ²
4.3.4		R_{thJA}	_	64	_	K/W	1s0p + 300 mm ²

¹⁾ Not subject to production test, specified by design.

Data Sheet 8 Rev. 1.0, 2010-10-25

²⁾ Specified R_{thJA} value is according to JEDEC 2s2p (JESD 51-7) + (JESD 51-5) and JEDEC 1s0p (JESD 51-3) + heatsink area at natural convection on FR4 board;

5 Boost Regulator

5.1 Description

The TLE8386-2 boost (step-up) regulator provides a higher output voltage than input voltage. The PWM controller measures the output voltage via a resistor divider connected between Pin FB and ground, and determines the appropriate pulse width duty cycle (on time). An over voltage protection switches off the converter case if the voltage at Pin FB exceeds the over voltage limit. If the connection to the output voltage resistor divider should be lost, an internal current source connected to Pin FB will draw the voltage above this limit and shut the external MOSFET off. The current mode controller has a built-in slope compensation to prevent sub-harmonic oscillations which is a characteristic of current mode controllers operating at high duty cycles (>50% duty). An additional built-in feature is an integrated soft start that limits the current through the inductor and the external power switch during initialization.

The soft-start time T_{SS} is adjustable using an external capacitor C_{SST}:

$$T_{SS} = C_{SST} \times \frac{2,00 \,\text{V}}{10 \mu \text{A}}$$

The switching frequency may be adjusted by using an external resistor (please refer to chapter **Oscillator and Synchronization**). If synchronization to an external frequency source is used, the internal frequency has to be adjusted close to this external source.




Figure 3 Boost Regulator Block Diagram



5.2 Electrical Characteristics

 $V_{\rm IN}$ = 6V to 40V; $T_{\rm j}$ = -40 °C to +150 °C, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)


Pos.	Parameter	Symbol	Limit Values			Unit	Conditions	
			Min.	Тур.	Max.			
Boost F	Regulator:							
5.2.1	Feedback Reference Voltage	V_{FB}	2.32.	2.5	2.62	V	$V_{\rm IN}$ = 19 V; $I_{\rm BO}$ = 100 to 500 mA	
5.2.2	Voltage Line Regulation	ΔV_{REF} / ΔV_{IN}	-	_	0.15	%/V	$V_{\rm IN}$ = 6 to 19 V; $V_{\rm BO}$ = 30 V; $I_{\rm BO}$ = 100 mA Figure 8	
5.2.3	Voltage Load Regulation	$\Delta V_{\rm FB}$ $/\Delta I_{\rm BO}$	-	_	5	%/A	$V_{\rm IN}$ = 13V; $V_{\rm BO}$ = 30V; $I_{\rm BO}$ = 100 to 500 mA Figure 8	
5.2.4	Switch Peak Over Current Threshold	V _{swcs}	120	150	180	mV	$\begin{aligned} V_{\text{IN}} &= 6 \text{ V} \\ V_{\text{FB}} &< V_{\text{FBOV}} \\ V_{\text{COMP}} &= 3.5 \text{V} \end{aligned}$	
5.2.5	Current to Softstart setting Capacitor	I_{SST}	-8	-10	-16	μΑ		
5.2.6	Feedback Input Current	I_{FB}		-200		nA		
5.2.7	Switch Current Sense Input Current	$I_{\sf SWCS}$	-10	-50	-100	μA	V_{SWCS} = 150 mV	
5.2.8	Input Undervoltage Shutdown	$V_{IN,off}$	3.75	_	_	V	V_{IN} decreasing	
5.2.9	Input Voltage Startup	$V_{IN,on}$	_	_	4.75	V	V_{IN} increasing	
Gate Di	river for Boost Switch		•	•				
5.2.10	Gate Driver Peak Sourcing Current ¹⁾	$I_{\mathrm{SWO,SRC}}$	_	-380	-	mA	V _{SWO} = 3.5V	
5.2.11	Gate Driver Peak Sinking Current ¹⁾	$I_{\mathrm{SWO,SNK}}$	-	550	_	mA	V _{SWO} = 1.5V	
5.2.12	Gate Driver Output Rise Time	$t_{R,SWO}$	-	30	60	ns	$C_{\text{L,SWO}}$ = 3.3nF; V_{SWO} = 1V to 4V	
5.2.13	Gate Driver Output Fall Time	$t_{F,SWO}$	_	20	40	ns	$C_{\text{L,SWO}}$ = 3.3nF; V_{SWO} = 1V to 4V	
5.2.14	Gate Driver Output Voltage ¹⁾	$V_{\sf SWO}$	4.5	_	5.5	V	$C_{L,SWO}$ = 3.3nF;	


¹⁾ Not subject to production test, specified by design




Efficiency depending on

Input Voltage $V_{\rm IN}$ and output Current $I_{\rm BO}$













Load regulation Input Voltage V_{IN} = 6V

Load Regulation vs Temp (0A<lout<1A)




Load regulation Input Voltage V_{IN} = 13.5

Load Regulation vs Temp (0A<lout<1A)



Load regulation Input Voltage V_{IN} = 19V

Load Regulation vs Temp (0A<lout<1A)





Oscillator and Synchronization

6 Oscillator and Synchronization

6.1 Description

R_OSC vs. switching frequency

The internal oscillator is used to determine the switching frequency of the boost regulator. The switching frequency can be selected from 100 kHz to 700 kHz with an external resistor to GND. To set the switching frequency with an external resistor the following formula can be applied.

$$R_{FREQ} = \frac{1}{\left(141 \times 10^{-12} \left[\frac{s}{\Omega}\right]\right) \times \left(f_{FREQ} \left[\frac{1}{s}\right]\right)} - \left(3.5 \times 10^{3} \left[\Omega\right]\right) \left[\Omega\right]$$

In addition, the oscillator is capable of changing from the frequency set by the external resistor to a synchronized frequency from an external clock source. If an external clock source is provided on the pin SYNC, the internal oscillator should adjusted close to this frequency. Then it synchronizes to this external clock frequency and the boost regulator switches at the synchronized frequency. The synchronization frequency capture range is from 250 kHz to 700 kHz.




Figure 4 Oscillator and Synchronization Block Diagram and Simplified Application Circuit




Figure 5 Synchronization Timing Diagram



Oscillator and Synchronization

6.2 Electrical Characteristics

 $V_{\rm IN}$ = 6V to 40V; $T_{\rm j}$ = -40 °C to +150 °C, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions	
			Min.	Тур.	Max.			
Oscillate	or:							
6.2.1	Oscillator Frequency	$f_{\sf FREQ}$	250	300	350	kHz	$R_{FREQ} = 20 k\Omega$	
6.2.2	Oscillator Frequency Adjustment Range	f_{FREQ}	100	_	700	kHz	17% internal tolerance external resistor tolerance	
6.2.3	FREQ Supply Current	I_{FREQ}	-	-	-700	μΑ	$V_{FREQ} = 0 \; V$	
Synchro	onization							
6.2.4	SYNC input internal pull-down	R_{SYNC}	150	250	350	kΩ	V _{SYNC} = 5V	
6.2.5	Maximum Duty Cycle	$D_{MAX,fixed}$	90	93	95	%	Fixed frequency mode	
6.2.6	Maximum Duty Cycle	$D_{MAX,sync}$	88	-	-	%	Synchronization mode, ratio between synchronization and internal frequency (set by resistor) is 0.8 to 1.2	
6.2.7	Synchronization Frequency Capture Range	$f_{\sf SYNC}$	250	_	700	kHz	ratio between synchronization and internal frequency (set by resistor) is 0.8 to 1.2	
6.2.8	Synchronization Signal Duty cycle	T_{D_SYNC}	20		80	%		
6.2.9	Synchronization Signal High Logic Level Valid	$V_{\mathrm{SYNC,H}}$	3.0	_	_	V	1)	
6.2.10	Synchronization Signal Low Logic Level Valid	$V_{\mathrm{SYNC,L}}$	_	_	8.0	V	1)	


¹⁾ Synchronization of external SWO ON signal to falling edge



Oscillator and Synchronization

Typical Performance Characteristics of Oscillator

Switching Frequency $f_{\rm SW}$ versus Frequency Select Resistor to GND $R_{\rm FREQ}$



Oscillator_fFreq_vs_Rfreq.vsd



Enable Function

7 Enable Function

7.1 Description

The enable function powers on or off the device. A valid logic low signal on enable pin EN powers off the device and current consumption is less than 2 µA. A valid logic high enable signal on enable pin EN powers on the device.

The Enable Startup Time $t_{\rm EN,START}$ is the time between the Enable signal is recognized as valid and the device starts to switch. During this period of time the internal supplies, bandgap are initalized and reach their nominal values. The TLE8386-2 will start to switch after the nominal values are reached.




Figure 6 Timing Diagram Enable



Enable Function

7.2 Electrical Characteristics

 $V_{\rm IN}$ = 6V to 40V; $T_{\rm j}$ = -40 °C to +150 °C, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Pos.	Parameter	Symbol	Limit \	/alues		Unit	Conditions	
			Min.	Тур.	Max.			
Enable	Input:	- 		+	+			
7.2.1	Enable Turn On Threshold	$V_{EN,ON}$	3.0	_		V	_	
7.2.2	Enable Turn Off Threshold	$V_{EN,OFF}$	-	_	0.8	V	-	
7.2.3	Enable Hysteresis	$V_{\mathrm{EN,HYS}}$	50	200	400	mV	_	
7.2.4	Enable High Input Current	$I_{EN,H}$	-	_	30	μΑ	V _{EN} = 16.0 V	
7.2.5	Enable Low Input Current	$I_{EN,L}$	-	0.1	1	μΑ	V _{EN} = 0.5 V	
7.2.6	Enable Startup Time ¹⁾	$t_{EN,START}$	100	_	_	μs	_	
Curren 7.2.7	Current Consumption, Shutdown Mode	I_{q_off}		_	2	μΑ	V_{EN} = 0.8 V; $T_{i} \le$ 105C; V_{IN} = 16V	
7.2.8	Current Consumption, Active Mode ²⁾	$I_{ m q_on}$	_	_	7	mA	$V_{\rm EN} \ge 4.75 \mathrm{V};$ $I_{\rm BO} = 0 \mathrm{mA};$ $V_{\rm IN} = 16 \mathrm{V}$ $V_{\rm SWO} = 0\% \mathrm{Duty}$	

¹⁾ Not subject to production test, specified by design.

²⁾ Dependency on switching frequency and gate charge of boost.



Linear Regulator

8 Linear Regulator

8.1 Description

The internal linear voltage regulator supplies the internal gate drivers with a typical voltage of 5 V and current up to 50 mA. An external output capacitor with low ESR is required on pin IVCC for stability and buffering transient load currents. During normal operation the external boost MOSFET switch will draw transient currents from the linear regulator and its output capacitor. Proper sizing of the output capacitor must be considered to supply sufficient peak current to the gate of the external MOSFET switch. Please refer to application section for recommendations on sizing the output capacitor. An integrated power-on reset circuit monitors the linear regulator output voltage and resets the device in case the output voltage falls below the power-on reset threshold. The power-on reset helps protect the external switches from excessive power dissipation by ensuring the gate drive voltage is sufficient to enhance the gate of an external logic level n-channel MOSFET.

IVCC stays at around 300 mV when Enable signal is off. No external circuit should be connected to IVCC




Figure 7 Voltage Regulator Block Diagram and Simplified Application Circuit

8.2 Electrical Characteristics

 $V_{\rm IN}$ = 6V to 40V; $T_{\rm j}$ = -40 °C to +150 °C, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
8.2.1	Output Voltage	V_{IVCC}	4.6	5	5.4	V	$6 \text{ V} \leq V_{\text{IN}} \leq 45 \text{ V}$ $0.1 \text{ mA} \leq I_{\text{IVCC}} \leq 50 \text{ mA}$
8.2.2	Output Current Limitation	I_{LIM}	51		110	mA	$V_{\rm IN}$ = 13.5 V $V_{\rm IVCC}$ = 4.5V
8.2.3	Drop out Voltage	V_{DR}			1000	mV	$I_{\rm IVCC}$ = 50mA ¹⁾
8.2.4	Output Capacitor	C_{IVCC}	0.47		3	μF	2)
8.2.5	Output Capacitor ESR	$R_{\text{IVCC,ESR}}$			0.5	Ω	f = 10kHz
8.2.6	Undervoltage Reset Headroom	$V_{\rm IVCC,HDRM}$	100	_	_	mV	$V_{\rm IVCC}$ decreasing $V_{\rm IVCC}$ - $V_{\rm IVCC,RTH,d}$
8.2.7	Undervoltage Reset Threshold	$V_{\rm IVCC,RTH,d}$	4.0	_	_	V	$V_{\rm IVCC}$ decreasing
8.2.8	Undervoltage Reset Threshold	$V_{\rm IVCC,RTH,i}$	_	_	4.5	V	$V_{\rm IVCC}$ increasing

¹⁾ Measured when the output voltage $V_{\rm CC}$ has dropped 100 mV from its nominal value.

²⁾ Minimum value given is needed for regulator stability; application might need higher capacitance than the minimum.



Protection and Diagnostic Functions

9 Protection and Diagnostic Functions

9.1 Description

The TLE8386-2EL has integrated circuits to protect against output overvoltage, open feedback and overtemperature faults. During an overvoltage the gate driver outputs SWO will turn off. In the event of an overtemperature condition the integrated thermal shutdown function turns off the gate drivers and internal linear voltage regulator. If the connection from pin FB to the output voltage resistor divider should be lost, an internal current source connected to Pin FB will draw the voltage above this limit and shut the external MOSFET off. The typical junction shutdown temperature is 175°C. After cooling down the IC will automatically restart operation. Thermal shutdown is an integrated protection function designed to prevent immediate IC destruction and is not intended for continuous use in normal operation.

9.2 Electrical Characteristics

 $V_{\rm IN}$ = 6V to 40V; $T_{\rm j}$ = -40 °C to +150 °C, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions	
			Min.	Тур. Мах.				
Tempe	erature Protection:							
9.2.1	Over Temperature Shutdown	$T_{\rm j,SD}$	160	175	190	°C	_	
9.2.2	Over Temperature Shutdown Hystereses	$T_{\rm j,SD,HYST}$	_	15	_	°C	-	
Overvo	oltage Protection:							
9.2.3	Output Over Voltage Feedback Threshold Increasing	$V_{OVFB,TH}$	8	10	12	%	10% higher of regulated voltage	
9.2.4	Output Over Voltage Feedback Hysteresis	$V_{OVFB,HYS}$		5		%	Output Voltage decreasing	
9.2.5	Over Voltage Reaction Time	t_{OVPRR}	2	_	10	μs	Output Voltage	

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



10 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

10.1 Boost Converter Application Circuit




Figure 8 Boost Converter Application Circuit

Reference Designator	Value	Manufacturer	Part Number	Туре	Quantity
D_{BOOST}	Schottky, 3 A, 100 V _R	Vishay	SS3H10	Diode	1
C _{OUT}	100 uF, 80V	Panasonic	EEVFK1K101Q	Capacitor	1
C _{IN1}	100 uF, 50V	Panasonic	EEEFK1H101GP	Capacitor	1
C _{COMP}	10 nF		-	Capacitor	1
C _{IVCC}	100 uF, 6.3V	Panasonic	EEFHD0J101R	Capacitor	1
IC ₁		Infineon	TLE8386-2EL	IC	1
L _{BOOST}	100 uH	Coilcraft	MSS1278T-104ML_	Inductor	1
R _{COMP}	10 kΩ	Panasonic	ERJ3EKF1002V	Resistor	1
R _{FBH}	11 kΩ, 1%	Panasonic	ERJ3EKF1102V	Resistor	1
R _{FBL}	1 kΩ, 1%	Panasonic	ERJ3EKF1001V	Resistor	1
R _{FREQ}	20 kΩ, 1%	Panasonic	ERJ3EKF2002V	Resistor	1
R _{CS}	50 mΩ, 1%	Panasonic	ERJB1CFR05U	Resistor	1
C _{SST}	4,7 nF			Capacitor	1

Figure 9 Boost Application Circuit Bill of Material

Note: This is a simplified example of an application circuit. The function must be verified in the real application.



10.1.1 Principle:

The TLE8386-2EL can be configured as a boost converter, where the desired output voltage V_{BO} is always higher than the input voltage V_{IN} . A boost convertor is not short-circuit protected. If the output voltage V_{BO} is shorted, the output current will only be limited by the input voltage V_{IN} capability.

A typical boost converter application is shown in Figure 8, the elements and abbreviations and their meanings are:

- L_{BOOST} = boost inductor
- L_{INPUT} = input filter inductor, recommended to reduce electromagnetic emissions
- C_{IN1} = input filter capacitor
- C_{IN2} = additional input filter capacitor, recommended to reduce electromagnetic emissions
- C_{OUT} = output filter capacitor
- D_{BOOST} = output diode
- V_{IN} = input voltage
- V_{INMIN} = minimum input voltage
- V_{BO} = boost output voltage
- R_{cs} = current sense resistor
- R_{FBH} = boost output voltage resistor divider, highside resistor
- R_{FBL} = boost output voltage resistor divider, lowside resistor
- R_{COMP}, C_{COMP} = compensation network elements
- R_{FREQ} = frequency setting resistor
- C_{SST} = softstart setting capacitor
- C_{IVCC} = capacitor for internal LDO
- D = duty cycle
- D_{MAX} = maximum duty cycle
- f_{FREQ} = Switching Frequency
- I_{IN} = input current
- I_{BO} = output current
- I_{BOMAX} = maximum output current

The ratio between input voltage V_{IN} and output voltage V_{BO} in continuos conduction mode (CCM) is:

$$\frac{V_{BO}}{V_{IN}} = \frac{1}{1 - D} \Leftrightarrow D = \frac{V_{BO} - V_{IN}}{V_{BO}}$$

In discontinous conduction mode (DCM) the conversion ratio at a fixed frequency is higher, the switching current increases and efficiency is reduced. The maximum duty cycle D_{MAX} occurs for minimum input voltage V_{INMIN} .



10.1.2 Component Selection:

Power MOSFET selection:

The important parameters for the choice of the power MOSFET are:

- Drain-source voltage rating V_{DS}: The power MOSFET will see the full output voltage V_{BO} plus the output diode (D_{BOOST}) forward voltage. During its off-time additional ringing across drain-to-source will occur.
- On-resistance R_{DSON} for efficiency reasons and power dissipation
- Maximum drain current I_{DMAX}
- Gate-to-source charge and gate-to-drain charge
- Thermal resistance

It is recommended to choose a power MOSFET with a drain-source voltage rating V_{DS} of at least 10 V higher than the output voltage V_{BO} .

The power dissipation P_{LOSSFET} in the power MOSFET can be calculated using the following formula:

- C_{RSS} = reverse transfer capacitance, please refer to power MOSFET data sheet
- I_{BOOSTMAX} = maximum average current through the boost inductor L_{BOOST}.

$$P_{\text{LOSSFET}} = I_{\text{BOOSTMAX}}^2 \times R_{\text{DSON}} + 2 \times V_{\text{BO}}^2 \times I_{\text{BOOSTMAX}} \times C_{\text{RSS}} \times \frac{f_{\text{FREQ}}}{1 \, \text{A}}$$

The first term in the equation above gives the conduction losses in the power MOSFET, the second term the switching losses. To optimize the efficiency, R_{DSON} and C_{RSS} should be minimized.



Current sense resistor R_{cs} selection:

For control and protection, the TLE8386-2EL measures the power MOSFET current by a current sense resistor R_{CS} , which is located between the power MOSFET source and ground. For proper function it is very important:

- To locate the current sense resistor as close as possible to the TLE8386-2EL
- To use short (low resistive and low inductive) traces between the power MOSFET source and ground.
- To use short (low resistive and low inductive) traces between the current sense resistor R_{CS} highside and lowside and the pins SWCS and SGND (it is not recommended to use pin GND instead of pin SGND for power MOSFET current measurement).
- The value of R_{CS} should be selected to make sure that the maximum peak sense voltage V_{SENSEPEAK} during steady state normal operation will be lower than the adjusted current limit threshold (current limit function!). It is recommended to give a 20% margin.
- The value of R_{CS} should be selected to make sure that the power MOSFET maximum drain current I_{DMAX} will
 not be exceeded (please refer to power MOSFET data sheet).

The figure below shows the voltage waveform over the current sense resistor R_{CS} during a switching cycle:




Figure 10 Sense voltage V_{SENSE} waveform during a switching cycle

- V_{SENSEMAX} = maximum average sense voltage at maximum output current I_{BO} measured during on-time.
- V_{SENSEPEAK} = maximum peak sense voltage at maximum output current I_{BO} at end of on-time.
- ΔV_{SENSE} = ripple voltage across R_{CS} (switch ripple current) during on-time, represents the peak-to-peak ripple current in the boost inductor L_{BOOST}.

The maximum (peak-to-peak) switch current ripple percentage χ (will be needed for further calculations of inductor values) can be calculated considering the 20% margin by following equation:

$$\chi = \frac{\Delta V_{\rm SENSE}}{0.80 \times V_{\rm SWCS} - 0.50 \times \Delta V_{\rm SENSE}}$$

- V_{SWCS} = Switch peak over current threshold
- χ is recommended to fall in the range between 0.2 to 0.6 (please refer to calculations in the following chapters)

Data Sheet 21 Rev. 1.0, 2010-10-25

The value of the sense resistor R_{CS} can be calculated as follows:

$$R_{CS} = \frac{0.80 \times V_{SWCS}}{I_{BOOSTPEAK}}$$

I_{BOOSTPEAK} = peak current through the boost inductor L_{BOOST} (will be calculated at boost inductor selection)

Boost inductor L_{BOOST} selection:

The important parameters for selecting the boost inductor are:

- Inductor L_{BOOST}
- Maximum RMS current rating I_{BOOSTRMS} for thermal design
- Saturation current threshold I_{BOOSTSAT}

The maximum average inductor current is:

$$I_{BOOSTMAX} = I_{BOMAX} \times \frac{1}{1 - D_{MAX}}$$

The ripple current through the boost inductor is:

$$\Delta I_{BOOST} = \chi \times I_{BOOSTMAX} = \chi \times I_{BOMAX} \times \frac{1}{1 - D_{MAX}}$$

The peak current through the boost inductor is:

$$I_{BOOSTPEAK} = I_{BOOSTMAX} \times \left(1 + \frac{\chi}{2}\right) < I_{BOOSTSAT}$$

(The peak current trough the boost inductor must be smaller than the saturation current threshold!)

The RMS current through the boost inductor is:

$$I_{BOOSTRMS} = I_{BOOSTMAX} \times \sqrt{1 + \frac{\chi^2}{12}}$$

The boost inductor value L_{BOOST} can be calculated by the following equation:

$$L_{BOOST} = \frac{V_{INMIN}}{\Delta I_{BOOST} \times f_{FREQ}} \times D_{MAX}$$



In fixed frequency mode an external resistor determines the switching frequency. The minimum boost inductor for fixed frequency is given by the formula below:

L_{BOOSTMIN} = minimum Inductance required (minimum value of L_{BOOST})

$$L_{\text{BOOSTMIN}} \ge \frac{V_{\text{BO}}[V] \times R_{\text{CS}}[\Omega]}{106 \times 10^{-3} [V] \times f_{\text{FREO}}[\text{Hz}]}$$

Following the previous equations the user should choose the boost inductor having sufficient saturation and RMS current ratings.

The boost inductor value influences the current ripple ΔI_{BOOST} :

- A larger boost inductor value decreases the current ripple ΔI_{BOOST} , but reduces also the current loop gain.
- A lower boost inductor value increases the current ripple ΔI_{BOOST}, but provides faster transient response. A
 lower boost inductor value also results in higher input current ripple and greater core losses.

Output diode D_{BOOST} selection:

Guidelines to choose the diode:

- · Fast switching diode
- Low forward drop
- Low reverse leakage current
- It is recommended to choose the repetitive reverse voltage rating V_{RRM} (please refer to diode data sheet) at least 10V higher than the boost converter output voltage V_{BO}.

The average forward current in normal operation is equal to the boost converter output current I_{BO} and the peak current through the diode I_{DPEAK} (occurs in off-time of the power MOSFET) is:

$$I_{DPEAK} = I_{BOOSTPEAK} = I_{BOOSTMAX} \times \left(1 + \frac{\chi}{2}\right)$$

The power dissipation P_{LOSSDIO} in the output diode D_{BOOST} is:

$$P_{LOSSDIO} = I_{BOMAX} \times V_{D}$$

V_D = forward drop voltage of diode D_{BOOST} (please refer to diode data sheet).



Output filter capacitor C_{OUT} selection:

Choosing the correct output capacitor for given output ripple voltage, the influence of

- ESR = equivalent series resistance.
- ESL = equivalent series inductance and
- bulk capacitance have to be considered.

The effects of these three parameters is additional ringing on the output voltage V_{BO}.

The voltage ripple at the output voltage V_{BO} depends on:

- ΔV_{ESR}: in percent, related to the ESR of the output capacitor(s)
- ΔV_{COUT}: in percent, related to the bulk capacitance of the output capacitor(s)
- To receive the total voltage ripple, the influence of ΔV_{ESR} and ΔV_{COUT} must be counted together.

The output capacitor can be calculated using the following equation (which contains the influence of the bulk capacitance on the output voltage ripple):

$$C_{OUT} \ge \frac{I_{BOMAX}}{\Delta V_{COUT} \times V_{OUT} \times f_{FREO}}$$

Influence of the capacitor ESR on the output voltage ripple:

$$ESR_{COUT} \le \frac{\Delta V_{ESR}}{I_{DPEAK}}$$

The output capacitor experiences high RMS ripple currents, the RMS ripple current rating can be determined using the following formula:

$$I_{COUTRMS} \ge I_{BOMAX} \times \sqrt{\frac{D_{MAX}}{1 - D_{MAX}}}$$

I_{COUTRMS} = RMS ripple current rating at switching frequency I_{FREQ}.

To meet the ESR requirements often multiple capacitors are paralleled. Typically, once the ESR requirement is met, the output capacitance is adequate for filtering and has the required RMS current rating. Additional ceramic capacitors are commonly used to reduce the effects of parasitic inductance to reduce high frequent switching noise on the boost converter output.



Input filter capacitor C_{IN1} selection:

The input filter capacitor C_{IN1} has to compensate the alternate current content or current ripple on the input line, recommended values are from $10\mu F$ to $100\mu F$, to improve the suppression of high frequent distortions a parallel ceramic capacitor might be necessary.

The RMS input capacitor ripple current I_{IN1RMS} for a boost converter is:

$$I_{IN1RMS} = 0.30 \times \Delta I_{ROOST}$$

Compensation network elements R_{COMP} , C_{COMP} selection:

To compensate the feedback loop of the TLE8386-2EL a series network of R_{COMP} , C_{COMP} is usually connected from pin COMP to ground. For most applications the capacitor C_{COMP} should be in the range of 470pF to 22nF, and the resistor R_{COMP} should be in the range of 5k Ω to 100k Ω . An additional capacitor C_{COMP2} might be usefull to improve stability. C_{COMP} and C_{COMP2} should be a low ESR ceramic capacitors.

A practical approach to determine the compensation network is to start with the application circuit as shown in the data sheet and tune the compensation network to optimize the performance. Stability of the loop should then be checked under all operating conditions, including output current and variations and over the entire temperature range.

Output boost voltage V_{BO} adjustment by determining the output voltage resistor divider R_{FBH}, R_{FBL}:

V_{FB} = feedback reference voltage

$$V_{BO} = V_{FB} \times \frac{R_{FBH} + R_{FBL}}{R_{FBL}}$$

(V_{BO} is always higher than V_{IN} during operation of the boost converter)

Additional input filter inductor L_{INPUT} and capacitor C_{IN2} selection:

• f_{FILTER} = resonance frequency of the additional input filter

The input filter inductor L_{INPUT} should have a saturation current value equal to L_{BOOST} , capacitor C_{IN2} should be a low ESR ceramic capacitor. Both elements are forming a low pass filter to suppress conducted disturbances on the V_{IN} line. To obtain an optimum suppression, the input filter resonance frequency f_{FILTER} should be at least ten times lower than the switching frequency f_{FREQ} :

$$f_{\text{FREQ}} > 10 \times \left(f_{\text{FILTER}} = \frac{1}{2\Pi_{\text{o}} / L_{\text{INPUT}} \times C_{\text{IN}2}} \right)$$

The use of an additional input filter is depending on the requirements of the application.

For selection of $\rm R_{FREQ},\, \rm C_{SST}$ and $\rm C_{IVCC}$ please refer to previous chapters.



10.2 Further Information on TLE8386-2EL

10.2.1 General Layout recommendations

Introduction:

A boost converter is a potential source of electromagnetic disturbances which may affect the environment as well as the device itself and cause sporadic malfunction up to damages depending on the amount of noise.

In principal we may consider the following basic effects:

- Radiated magnetic fields caused by circular currents, occurring mostly with the switching frequency and their harmonics
- Radiated electric fields, often caused by (voltage) oscillations
- Conducted disturbances (voltage spikes or oscillations) on the lines, mostly input and output lines.

Radiated magnetic fields:

Radiated magnetic fields are caused by circular currents occurring in so called "current windows". These circular currents are alternating currents which are driven by the switching transistor. The alternating current in these windows are driving magnetic fields. The amount of magnetic emissions is mostly depending on the amplitude of the alternating current and the size of the so-called "window" (this is the area, which is defined by the circular current paths. We can divide into two windows:

- the input current "window" (path consisting of C_{IN1}, L_{BOOST} and the power MOSFET): Only the alternate content
 of the input current I_{IN} is considered.
- the output current "window": (path consisting of the power MOSFET, D_{BOOST} and C_{OUT}): Output current ripple ΔI

The area of these "windows" has to be kept as small as possible, with the relating elements placed next to each others. It is highly recommended to use a ground plane as a single layer which covers the complete regulator area with all components shown in this figure. All connections to ground shall be as short as possible

Radiated electric fields:

Radiated electric fields are caused by voltage oscillations occurring due to stray inductances and stray capacitances at the connection between power MOSFET, output diode D_{BOOST} and output capacitor C_{OUT} . They are also of course influenced by the commutation of the current from the power MOSFET to the output diode D_{BOOST} . Their frequencies might be between 10 and 100 MHz. Therefore it is recommended to use a fast Schottky diode and to keep the connections in this area as low inductive as possible. This can be achieved by using short and broad connections and to arrange the related parts as close as possible. Following the recommendation of using a ground layer these low inductive connections will form together with the ground layer small capacitances which are desirable to damp the slope of these oscillations. The oscillations use connections or wires as antennas, this effect can also be minimized by the short and broad connections.



Conducted disturbances:

Conducted disturbances are voltage spikes or voltage oscillations, occurring permanently or by occasion mostly on the input or output connections. Comparable to the radiated electric fields they are caused by voltage oscillations occurring due to stray inductances and stray capacitances at the connection between power MOSFET, output diode D_{BOOST} and output capacitor C_{OUT} .

Their frequencies might be between 10 and 100 MHz. They are super positioned to the input and output voltage and might thus disturb other components of the application.

The countermeasures against conducted disturbances are similar to the radiated electric fields:

- · it is recommended to use short an thick connections between the single parts of the converter
- · all parts shall be mounted close together
- additional Filter capacitors (ceramic, with low ESR) in parallel to the output and input capacitor and as close
 as possible to the switching parts. Input and load current must be forced to pass these devices, do not connect
 them via thin lines. Recommended values from 10nF to 220nF
- for the input filter a so called "p" Filter for maximum suppression might be necessary, which requires
 additional capacitors on the input

10.2.2 Additional information

- Please contact us for information regarding the Pin FMEA.
- · and for existing application notes with more detailed information about the possibilities of this device
- For further information you may contact http://www.infineon.com/

Data Sheet 27 Rev. 1.0, 2010-10-25



Package Outlines

11 Package Outlines




Figure 11 PG-SSOP-14

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



Revision History

12 Revision History

1.0

Revision	Date	Changes
1.0	2010-10-25	Data Sheet

Edition 2010-10-25

Published by Infineon Technologies AG 81726 Munich, Germany © 2010 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.